praxis.ibLog in
A1.1 Computer hardware and operationA1.1.6

Pipelining in multi-core architectures

Describe the process of pipelining in multi-core architectures

HL only≈ 40 minCommand term: DescribePremium

In this lesson

  • The fetch, decode, execute and write-back stages of a pipeline
  • How overlapping these stages improves overall system performance
  • How the cores of a multi-core processor work independently and in parallel

This lesson is part of Premium

Every topic has one free lesson. Premium unlocks every interactive lesson, the exam-style questions at the end of each one, and the rest of Praxis IB.

Log in or sign upTry the free lesson: A1.1.1 CPU components

What's inside

  1. LearnFrom one at a time to an assembly line
  2. LabWatch the pipeline fill
  3. CheckQuick check
  4. PracticeComplete the pipeline table
  5. LearnPipelines in a multi-core processor
  6. CheckQuick check
  7. CodeCounting clock cycles
  8. ExamWorked exam answer
  9. ReviewMistakes examiners see
  10. Exam practiceExam-style questions

Ends with 5 exam-style questions worth 11 marks, with a self-marking markscheme.